
INTEGRATED CIRCUITS



Preliminary specification File under Integrated Circuits, IC24 2002 Apr 16



Philips Semiconductors

74ALVC00

FEATURES

- Wide supply voltage range of 1.65 to 3.6 ${\rm V}$
- Complies with JEDEC standard: JESD8-7 (1.65 to 1.95 V) JESD8-5 (2.3 to 2.7 V) JESD8B/JESD36 (2.7 to 3.6 V)
- 3.6 V tolerant inputs/outputs
- CMOS LOW power consumption
- Direct interface with TTL levels (2.7 to 3.6 V)
- Power down mode
- Latch-up performance exceeds ≤ 250 mA
- ESD protection:
 2000 V Human Body Model (A 114-A)
 200 V Machine Model (A 115-A)

QUICK REFERENCE DATA

GND = 0 V; $T_{amb} = 25 °C$.

DESCRIPTION

The 74ALVC00 is a high-performance, low-power, low-voltage, Si-gate CMOS device and superior to most advanced CMOS compatible TTL families.

Schmitt-trigger action at all inputs makes the circuit tolerant for slower input rise and fall times.

The 74ALVC00 provides the 2-input NAND function.

SYMBOL	PARAMETER	CONDITIONS	TYP.	UNIT
t _{PHL} /t _{PLH}	propagation delay inputs	V_{CC} = 1.8 V; C_L = 30 pF; R_L = 1 k Ω	2.8	ns
	nA, nB to output nY	V_{CC} = 2.5 V; C_L = 30 pF; R_L = 500 Ω	2.1	ns
		V_{CC} = 2.7 V; C_L = 50 pF; R_L = 500 Ω	2.6	ns
		V_{CC} = 3.3 V; C_L = 50 pF; R_L = 500 Ω	2.1	ns
CI	input capacitance		3.5	pF
C _{PD}	power dissipation capacitance per buffer	V_{CC} = 3.3 V; notes 1 and 2	28	pF

Notes

1. C_{PD} is used to determine the dynamic power dissipation (P_D in μ W).

 $P_D = C_{PD} \times V_{CC}^2 \times f_i + (C_L \times V_{CC}^2 \times f_o)$ where:

 f_i = input frequency in MHz;

 $f_o = output frequency in MHz;$

 C_L = output load capacitance in pF;

V_{CC} = supply voltage in Volts.

2. The condition is $V_I = GND$ to V_{CC} .

74ALVC00

ORDERING INFORMATION

TYPE NUMBER	PACKAGES					
	PINS	PACKAGE	MATERIAL	CODE		
74ALVC00D	14	SO	plastic	SOT108-1		
74ALVC00PW	14	TSSOP	plastic	SOT402-1		

FUNCTION TABLE

See note 1.

INP	OUTPUTS	
nA	nB	nY
L	L	Н
L	Н	н
Н	L	Н
Н	Н	L

Note


1. H = HIGH voltage level;

L = LOW voltage level.

PINNING

PIN	SYMBOL	DESCRIPTION
1, 4, 9, 12	1A to 4A	data inputs
2, 5, 10, 13	1B to 4B	data inputs
3, 6, 8, 11	1Y to 4Y	data outputs
7	GND	ground (0 V)
14	V _{CC}	DC supply voltage

74ALVC00



74ALVC00

RECOMMENDED OPERATING CONDITIONS

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{CC}	supply voltage		1.65	3.6	V
VI	input voltage		0	3.6	V
Vo	output voltage	V_{CC} = 1.65 to 3.6 V; enable mode	0	V _{CC}	V
		V_{CC} = 1.65 to 3.6 V; disable mode	0	3.6	V
		V _{CC} = 0 V; Power-down mode	0	3.6	V
T _{amb}	operating ambient temperature		-40	+85	°C
t _r , t _f	input rise and fall times	V _{CC} = 1.65 to 2.7 V	0	20	ns/V
		V _{CC} = 2.7 to 3.6 V	0	10	ns/V

LIMITING VALUES

In accordance with the Absolute Maximum Rating System (IEC 60134); voltages are referenced to GND (ground = 0 V).

SYMBOL	PARAMETER	CONDITIONS	MIN.	MAX.	UNIT
V _{CC}	supply voltage		-0.5	+4.6	V
I _{IK}	input diode current	V ₁ < 0	-	-50	mA
VI	input voltage		-0.5	+4.6	V
I _{OK}	output diode current	$V_{\rm O} > V_{\rm CC}$ or $V_{\rm O} < 0$	-	±50	mA
Vo	output voltage	enable mode; notes 1 and 2	-0.5	V _{CC} + 0.5	V
		disable mode	-0.5	+4.6	V
		Power-down mode; note 2	-0.5	+4.6	V
lo	output diode current	$V_{O} = 0$ to V_{CC}	-	±50	mA
I _{GND} , I _{CC}	V _{CC} or GND current		-	±100	mA
T _{stg}	storage temperature		-65	+150	°C
P _{tot}	power dissipation per package				
	SO package	above 70 °C derate linearly with 8 mW/K	-	500	mW
	TSSOP package	above 60 °C derate linearly with 5.5 mW/K	-	500	mW

Notes

- 1. The input and output voltage ratings may be exceeded if the input and output current ratings are observed.
- 2. When $V_{CC} = 0 V$ (Power-down mode), the output voltage can be 3.6 V in normal operation.

74ALVC00

DC CHARACTERISTICS

At recommended operating conditions; voltages are referenced to GND (ground = 0 V).

		TEST CONDITIO					
SYMBOL	PARAMETER			-40 to +85			
		OTHER	V _{CC} (V)	MIN.	TYP. ⁽¹⁾	MAX.	1
VIH	HIGH-level input		1.65 to 1.95	$0.65 \times V_{CC}$	_	_	V
	voltage		2.3 to 2.7	1.7	_	-	V
			2.7 to 3.6	2	_	-	V
V _{IL}	LOW-level input		1.65 to 1.95	_	_	$0.35 \times V_{CC}$	V
	voltage		2.3 to 2.7	_	_	0.7	V
			2.7 to 3.6	_	_	0.8	V
V _{OL}	LOW-level output	$V_{I} = V_{IH}$ or V_{IL} ; $I_{O} = 100 \ \mu A$	1.65 to 3.6	-	_	0.2	V
	voltage	$V_{I} = V_{IH}$ or V_{IL} ; $I_{O} = 6 \text{ mA}$	1.65	-	0.11	0.3	V
		$V_{I} = V_{IH}$ or V_{IL} ; $I_{O} = 12 \text{ mA}$	2.3	-	0.17	0.4	V
		$V_{I} = V_{IH}$ or V_{IL} ; $I_{O} = 18 \text{ mA}$	2.3	-	0.25	0.6	V
	$V_{I} = V_{IH}$ or V_{IL} ; $I_{O} = 12 \text{ mA}$	2.7	-	0.16	0.4	V	
	$V_{I} = V_{IH}$ or V_{IL} ; $I_{O} = 18 \text{ mA}$	3.0	-	0.23	0.4	V	
		$V_{I} = V_{IH}$ or V_{IL} ; $I_{O} = 24 \text{ mA}$	3.0	-	0.30	0.55	V
V _{OH}	HIGH-level output	$V_{I} = V_{IH} \text{ or } V_{IL}; I_{O} = -100 \ \mu\text{A}$	1.65 to 3.6	V _{CC} – 0.2	_	_	V
	voltage	$V_{I} = V_{IH}$ or V_{IL} ; $I_{O} = -6 \text{ mA}$	1.65	1.25	1.51	-	V
		$V_{I} = V_{IH}$ or V_{IL} ; $I_{O} = -12 \text{ mA}$	2.3	1.8	2.10	_	V
		$V_{I} = V_{IH}$ or V_{IL} ; $I_{O} = -18$ mA	2.3	1.7	2.01	_	V
		$V_{I} = V_{IH}$ or V_{IL} ; $I_{O} = -12 \text{ mA}$	2.7	2.2	2.53	-	V
		$V_{I} = V_{IH}$ or V_{IL} ; $I_{O} = -18$ mA	3.0	2.4	2.76	_	V
		$V_{I} = V_{IH} \text{ or } V_{IL}; I_{O} = -24 \text{ mA}$	3.0	2.2	2.68	_	V
lı	input leakage current	V ₁ = 3.6 V or GND	3.6	-	±0.1	±5	μA
I _{off}	power OFF leakage current	$V_{1} \text{ or } V_{0} = 3.6 \text{ V}$	0.0	-	±0.1	±10	μA
I _{CC}	quiescent supply current	$V_I = V_{CC}$ or GND; $I_O = 0$	3.6	-	0.2	20	μA
Δl _{CC}	additional quiescent supply current per input pin	$V_{I} = V_{CC} - 0.6 V; I_{O} = 0$	3.0 to 3.6	-	5	750	μA

Note

1. All typical values are measured at V_{CC} = 3.3 V and T_{amb} = 25 °C.

74ALVC00

AC CHARACTERISTICS

		TEST COND					
SYMBOL	PARAMETER	WAVEFORMS			-40 to +8	5	UNIT
		WAVEFORING VCC	V _{CC} (V)	MIN.	TYP. ⁽¹⁾	MAX.	
t _{PHL} /t _{PLH}	propagation delay	see Figs 5 and 6	1.65 to 1.95	1.0	2.8	4.4	ns
	nA, nB to nY		2.3 to 2.7	1.0	2.1	2.8	ns
			2.7	1.0	2.6	3.2	ns
			3.0 to 3.6	1.0	2.1	3.0	ns

Note

1. All typical values are measured at T_{amb} = 25 $^\circ C.$

AC WAVEFORMS




Fig.5 Inputs nA, nB to output nY propagation delay times.

74ALVC00





Fig.6 Load circuitry for switching times.


74ALVC00

PACKAGE OUTLINE



OUTLINE	REFERENCES			EUROPEAN	ISSUE DATE	
VERSION	IEC	JEDEC	EIAJ		PROJECTION	ISSUE DATE
SOT108-1	076E06	MS-012				97-05-22 99-12-27

74ALVC00



74ALVC00

SOLDERING

Introduction to soldering surface mount packages

This text gives a very brief insight to a complex technology. A more in-depth account of soldering ICs can be found in our *"Data Handbook IC26; Integrated Circuit Packages"* (document order number 9398 652 90011).

There is no soldering method that is ideal for all surface mount IC packages. Wave soldering can still be used for certain surface mount ICs, but it is not suitable for fine pitch SMDs. In these situations reflow soldering is recommended.

Reflow soldering

Reflow soldering requires solder paste (a suspension of fine solder particles, flux and binding agent) to be applied to the printed-circuit board by screen printing, stencilling or pressure-syringe dispensing before package placement.

Several methods exist for reflowing; for example, convection or convection/infrared heating in a conveyor type oven. Throughput times (preheating, soldering and cooling) vary between 100 and 200 seconds depending on heating method.

Typical reflow peak temperatures range from 215 to 250 °C. The top-surface temperature of the packages should preferable be kept below 220 °C for thick/large packages, and below 235 °C for small/thin packages.

Wave soldering

Conventional single wave soldering is not recommended for surface mount devices (SMDs) or printed-circuit boards with a high component density, as solder bridging and non-wetting can present major problems.

To overcome these problems the double-wave soldering method was specifically developed.

If wave soldering is used the following conditions must be observed for optimal results:

- Use a double-wave soldering method comprising a turbulent wave with high upward pressure followed by a smooth laminar wave.
- For packages with leads on two sides and a pitch (e):
 - larger than or equal to 1.27 mm, the footprint longitudinal axis is preferred to be parallel to the transport direction of the printed-circuit board;
 - smaller than 1.27 mm, the footprint longitudinal axis must be parallel to the transport direction of the printed-circuit board.

The footprint must incorporate solder thieves at the downstream end.

• For packages with leads on four sides, the footprint must be placed at a 45° angle to the transport direction of the printed-circuit board. The footprint must incorporate solder thieves downstream and at the side corners.

During placement and before soldering, the package must be fixed with a droplet of adhesive. The adhesive can be applied by screen printing, pin transfer or syringe dispensing. The package can be soldered after the adhesive is cured.

Typical dwell time is 4 seconds at 250 °C. A mildly-activated flux will eliminate the need for removal of corrosive residues in most applications.

Manual soldering

Fix the component by first soldering two diagonally-opposite end leads. Use a low voltage (24 V or less) soldering iron applied to the flat part of the lead. Contact time must be limited to 10 seconds at up to 300 °C.

When using a dedicated tool, all other leads can be soldered in one operation within 2 to 5 seconds between 270 and 320 $^\circ\text{C}.$

74ALVC00

Suitability of surface mount IC packages for wave and reflow soldering methods

PACKAGE	SOLDERING METHOD		
PACKAGE	WAVE	REFLOW ⁽¹⁾	
BGA, LFBGA, SQFP, TFBGA	not suitable	suitable	
HBCC, HLQFP, HSQFP, HSOP, HTQFP, HTSSOP, SMS	not suitable ⁽²⁾	suitable	
PLCC ⁽³⁾ , SO, SOJ	suitable	suitable	
LQFP, QFP, TQFP	not recommended ⁽³⁾⁽⁴⁾	suitable	
SSOP, TSSOP, VSO	not recommended ⁽⁵⁾	suitable	

Notes

- 1. All surface mount (SMD) packages are moisture sensitive. Depending upon the moisture content, the maximum temperature (with respect to time) and body size of the package, there is a risk that internal or external package cracks may occur due to vaporization of the moisture in them (the so called popcorn effect). For details, refer to the Drypack information in the "Data Handbook IC26; Integrated Circuit Packages; Section: Packing Methods".
- 2. These packages are not suitable for wave soldering as a solder joint between the printed-circuit board and heatsink (at bottom version) can not be achieved, and as solder may stick to the heatsink (on top version).
- 3. If wave soldering is considered, then the package must be placed at a 45° angle to the solder wave direction. The package footprint must incorporate solder thieves downstream and at the side corners.
- 4. Wave soldering is only suitable for LQFP, TQFP and QFP packages with a pitch (e) equal to or larger than 0.8 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.65 mm.
- 5. Wave soldering is only suitable for SSOP and TSSOP packages with a pitch (e) equal to or larger than 0.65 mm; it is definitely not suitable for packages with a pitch (e) equal to or smaller than 0.5 mm.

74ALVC00

DATA SHEET STATUS

DATA SHEET STATUS	PRODUCT STATUS	DEFINITIONS (1)
Objective specification	Development	This data sheet contains the design target or goal specifications for product development. Specification may change in any manner without notice.
Preliminary specification	Qualification	This data sheet contains preliminary data, and supplementary data will be published at a later date. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.
Product specification	Production	This data sheet contains final specifications. Philips Semiconductors reserves the right to make changes at any time without notice in order to improve design and supply the best possible product.

Note

1. Please consult the most recently issued data sheet before initiating or completing a design.

DEFINITIONS

Short-form specification — The data in a short-form specification is extracted from a full data sheet with the same type number and title. For detailed information see the relevant data sheet or data handbook.

Limiting values definition — Limiting values given are in accordance with the Absolute Maximum Rating System (IEC 60134). Stress above one or more of the limiting values may cause permanent damage to the device. These are stress ratings only and operation of the device at these or at any other conditions above those given in the Characteristics sections of the specification is not implied. Exposure to limiting values for extended periods may affect device reliability.

Application information — Applications that are described herein for any of these products are for illustrative purposes only. Philips Semiconductors make no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

DISCLAIMERS

Life support applications — These products are not designed for use in life support appliances, devices, or systems where malfunction of these products can reasonably be expected to result in personal injury. Philips Semiconductors customers using or selling these products for use in such applications do so at their own risk and agree to fully indemnify Philips Semiconductors for any damages resulting from such application.

Right to make changes — Philips Semiconductors reserves the right to make changes, without notice, in the products, including circuits, standard cells, and/or software, described or contained herein in order to improve design and/or performance. Philips Semiconductors assumes no responsibility or liability for the use of any of these products, conveys no licence or title under any patent, copyright, or mask work right to these products, and makes no representations or warranties that these products are free from patent, copyright, or mask work right infringement, unless otherwise specified.