# TLV910x 16V、1MHz、轨至轨输入/输出、低功耗运算放大器

## 1 特性

- 轨至轨输入和输出
- 高带宽：1.1MHz GBW
- 低静态电流：每个放大器 120µA
- 低失调电压：±300µV
- 低失调电压温漂：±0.6µV/°C
- 低噪声：10kHz 时为 28nV/√Hz
- 高共模抑制：110dB
- 低偏置电流：±10pA
- 高压摆率：4.5V/µs
- 宽电源电压范围：±1.35V 至 ±8V，2.7V 至 16V
- 强大的 EMIRR 性能：1.8GHz 时为 77dB

## 2 应用

- 中央和串式光伏逆变器
- 洗衣机、烘干机和冰箱
- 宏远程无线电单元 (RRU)
- 伺服驱动器控制模块
- 旋转变压器和电机编码器
- 高侧和低侧电流检测

## 3 说明

TLV910x 系列（TLV9101、TLV9102 和 TLV9104）是 16V 通用运算放大器系列。

这些器件具有出色的直流精度和交流性能，包括轨至轨输入/输出、低失调电压（±300µV，典型值）、低温漂（±0.5µV/°C，典型值）和 1.1MHz 带宽。

TLV910x 具有宽差模和共模输入电压范围、高输出电流 (±80mA)、高压摆率 (4.5V/µs)、低功耗运行（120µA，典型值）和关断功能，因而是一款稳定的低功耗、高性能运算放大器，适用于各种工业 应用。

TLV910x 系列运算放大器采用微型尺寸封装以及标准封装，额定工作温度范围为 -40°C 至 125°C。

### 器件信息[(1)]

| 器件型号 | 封装 | 封装尺寸（标称值） |
|---|---|---|
| TLV9101 | SOT-23 (5)[(2)] | 2.90mm × 1.60mm |
| | SOT-23 (6)[(2)] | 2.90mm × 1.60mm |
| | SC70 (5)[(2)] | 2.00mm × 1.25mm |
| | SOT-553 (5)[(2)] | 1.60mm × 1.20mm |
| TLV9102 | SOIC (8) | 4.90mm × 3.90mm |
| | VSSOP (8)[(2)] | 3.00mm × 3.00mm |
| | VSSOP (10)[(2)] | 3.00mm × 3.00mm |
| | WSON (8)[(2)] | 2.00mm × 2.00mm |
| | X2QFN (10)[(2)] | 1.50mm × 1.50mm |
| TLV9104 | SOIC (14)[(2)] | 8.65mm × 3.90mm |
| | TSSOP (14)[(2)] | 5.00mm × 4.40mm |
| | WQFN (16)[(2)] | 3.00mm × 3.00mm |
| | WQFN (14)[(2)] | 2.00mm × 2.00mm |

(1) 如需了解所有可用封装，请参阅数据表末尾的可订购产品附录。

(2) 此封装仅为预览版。

**TLV910x** 应用于单极低通滤波器



$$f_{-3\ dB} = \frac{1}{2\pi R_1 C_1}$$

$$\frac{V_{OUT}}{V_{IN}} = \left(1 + \frac{R_F}{R_G}\right)\left(\frac{1}{1 + sR_1C_1}\right)$$

## 目录

## 4 修订历史记录

注：之前版本的页码可能与当前版本有所不同。

**Changes from Original (February 2019) to Revision A**                             **Page**

- 已更改 将 TLV9102 器件状态从*预告信息* 更改为*生产数据* ............................................................................................. 1

# 5 Pin Configuration and Functions

**TLV9101 DBV and DRL Package**[1]
**5-Pin SOT-23 and SOT-553**
**Top View**



Not to scale

(1)   Package is preview only.

**TLV9101 DCK Package**[1]
**5-Pin SC70**
**Top View**



Not to scale

(1)   Package is preview only.

## Pin Functions: TLV9101

| PIN | | | I/O | DESCRIPTION |
|---|---|---|---|---|
| NAME | DBV and DRL | DCK | | |
| +IN | 3 | 1 | I | Noninverting input |
| −IN | 4 | 3 | I | Inverting input |
| OUT | 1 | 4 | O | Output |
| V+ | 5 | 5 | — | Positive (highest) power supply |
| V− | 2 | 2 | — | Negative (lowest) power supply |

**TLV9101S DBV**[1]
**6-Pin SOT-23**
**Top View**



Not to scale

(1)   Package is preview only.

## Pin Functions: TLV9101S

| PIN | | I/O | DESCRIPTION |
|---|---|---|---|
| NAME | DBV | | |
| +IN | 3 | I | Noninverting input |
| −IN | 4 | I | Inverting input |
| OUT | 1 | O | Output |
| $\overline{SHDN}$ | 5 | I | Shutdown: low = amplifier enabled, high = amplifier disabled |
| V+ | 6 | — | Positive (highest) power supply |
| V− | 2 | — | Negative (lowest) power supply |

**TLV9102 D, DGK, and PW Packages[1]**
**8-Pin SOIC, TSSOP, and VSSOP**
**Top View**

| | | |
|---|---|---|
| OUT1 | 1 | 8 | V+ |
| IN1− | 2 | 7 | OUT2 |
| IN1+ | 3 | 6 | IN2− |
| V− | 4 | 5 | IN2+ |

Not to scale

(1)  DGK and PW packages are preview only.

**TLV9102 DSG Package[1][2]**
**8-Pin WSON With Exposed Thermal Pad**
**Top View**

| | | Thermal Pad | | |
|---|---|---|---|---|
| OUT1 | 1 | | 8 | V+ |
| IN1− | 2 | | 7 | OUT2 |
| IN1+ | 3 | | 6 | IN2− |
| V− | 4 | | 5 | IN2+ |

Not to scale

(1)  Connect thermal pad to V−.

(2)  Package is preview only.

**Pin Functions: TLV9102**

| PIN | | I/O | DESCRIPTION |
|---|---|---|---|
| NAME | SOIC, TSSOP, VSSOP, and WSON | | |
| +IN A | 3 | I | Noninverting input, channel A |
| +IN B | 5 | I | Noninverting input, channel B |
| −IN A | 2 | I | Inverting input, channel A |
| −IN B | 6 | I | Inverting input, channel B |
| OUT A | 1 | O | Output, channel A |
| OUT B | 7 | O | Output, channel B |
| V+ | 8 | — | Positive (highest) power supply |
| V− | 4 | — | Negative (lowest) power supply |

**TLV9102S DGS Package**[(1)]
**10-Pin VSSOP**
**Top View**



OUT1 — 1
IN1– — 2
IN1+ — 3
V– — 4
$\overline{\text{SHDN1}}$ — 5
10 — V+
9 — OUT2
8 — IN2–
7 — IN2+
6 — $\overline{\text{SHDN2}}$

Not to scale

(1) Package is preview only.

**TLV9102S RUG Package**[(1)]
**10-Pin X2QFN**
**Top View**



+IN A

V– — 1        9 — –IN A
SHDN A — 2     8 — OUT A
SHDN B — 3     7 — V+
+IN B — 4      6 — OUT B

10
5

–IN B

Not to scale

(1) Package is preview only.

### Pin Functions: TLV9102S

| PIN | | | I/O | DESCRIPTION |
|---|---|---|---|---|
| NAME | VSSOP | X2QFN | | |
| +IN A | 3 | 10 | I | Noninverting input, channel A |
| +IN B | 7 | 4 | I | Noninverting input, channel B |
| –IN A | 2 | 9 | I | Inverting input, channel A |
| –IN B | 8 | 5 | I | Inverting input, channel B |
| OUT A | 1 | 8 | O | Output, channel A |
| OUT B | 9 | 6 | O | Output, channel B |
| $\overline{\text{SHDN A}}$ | 5 | 2 | I | Channel A shutdown: low = amplifier enabled, high = amplifier disabled |
| $\overline{\text{SHDN B}}$ | 6 | 3 | I | Channel B shutdown: low = amplifier enabled, high = amplifier disabled |
| V+ | 10 | 7 | — | Positive (highest) power supply |
| V– | 4 | 1 | — | Negative (lowest) power supply |

**TLV9104 D and PW Packages**[1]
**14-Pin SOIC and TSSOP**
**Top View**

```
                    ○
        OUT1  ▭  1        14  ▭  OUT4
        IN1−  ▭  2        13  ▭  IN4−
        IN1+  ▭  3        12  ▭  IN4+
          V+  ▭  4        11  ▭  V−
        IN2+  ▭  5        10  ▭  IN3+
        IN2−  ▭  6         9  ▭  IN3−
        OUT2  ▭  7         8  ▭  OUT3
```

Not to scale

(1)   Package is preview only.

## Pin Functions: TLV9104

| PIN | | I/O | DESCRIPTION |
|---|---|---|---|
| NAME | SOIC and TSSOP | | |
| +IN A | 3 | I | Noninverting input, channel A |
| +IN B | 5 | I | Noninverting input, channel B |
| +IN C | 10 | I | Noninverting input, channel C |
| +IN D | 12 | I | Noninverting input, channel D |
| −IN A | 2 | I | Inverting input, channel A |
| −IN B | 6 | I | Inverting input, channel B |
| −IN C | 9 | I | Inverting input, channel C |
| −IN D | 13 | I | Inverting input, channel D |
| OUT A | 1 | O | Output, channel A |
| OUT B | 7 | O | Output, channel B |
| OUT C | 8 | O | Output, channel C |
| OUT D | 14 | O | Output, channel D |
| V+ | 4 | — | Positive (highest) power supply |
| V− | 11 | — | Negative (lowest) power supply |

# 6 Specifications

## 6.1 Absolute Maximum Ratings

over operating ambient temperature range (unless otherwise noted)[1]

|  |  | MIN | MAX | UNIT |
|---|---|---|---|---|
| Supply voltage, $V_S$ = (V+) – (V–) |  | 0 | 20 | V |
| Signal input pins | Common-mode voltage[2] | (V–) – 0.5 | (V+) + 0.5 | V |
|  | Differential voltage[2] |  | $V_S$ + 0.2 | V |
|  | Current[2] | –10 | 10 | mA |
| Output short-circuit[3] |  | Continuous |  |  |
| Operating ambient temperature, $T_A$ |  | –55 | 150 | °C |
| Junction temperature, $T_J$ |  |  | 150 | °C |
| Storage temperature, $T_{stg}$ |  | –65 | 150 | °C |

(1) Stresses beyond those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. These are stress ratings only, which do not imply functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions*. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.
(2) Input pins are diode-clamped to the power-supply rails. Input signals that may swing more than 0.5 V beyond the supply rails must be current limited to 10 mA or less.
(3) Short-circuit to ground, one amplifier per package.

## 6.2 ESD Ratings

|  |  |  | VALUE | UNIT |
|---|---|---|---|---|
| $V_{(ESD)}$ | Electrostatic discharge | Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001[1] | ±2000 | V |
|  |  | Charged-device model (CDM), per JEDEC specification JESD22-C101[2] | ±1000 | |

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

## 6.3 Recommended Operating Conditions

over operating ambient temperature range (unless otherwise noted)

|  |  | MIN | MAX | UNIT |
|---|---|---|---|---|
| $V_S$ | Supply voltage, (V+) – (V–) | 2.7 | 16 | V |
| $V_I$ | Input voltage range | (V–) – 0.2 | (V+) + 0.2 | V |
| $T_A$ | Specified temperature | –40 | 125 | °C |

## 6.4 Thermal Information for Single Channel

|  |  | TLV9101, TLV9101S | | | | |
|---|---|---|---|---|---|---|
| THERMAL METRIC[1] | | DBV[2] (SOT-23) | | DCK[2] (SC70) | DRL[2] (SOT-553) | UNIT |
| | | 5 PINS | 6 PINS | 5 PINS | 5 PINS | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | TBD | TBD | TBD | TBD | °C/W |
| $R_{\theta JC(top)}$ | Junction-to-case (top) thermal resistance | TBD | TBD | TBD | TBD | °C/W |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | TBD | TBD | TBD | TBD | °C/W |
| $\psi_{JT}$ | Junction-to-top characterization parameter | TBD | TBD | TBD | TBD | °C/W |
| $\psi_{JB}$ | Junction-to-board characterization parameter | TBD | TBD | TBD | TBD | °C/W |
| $R_{\theta JC(bot)}$ | Junction-to-case (bottom) thermal resistance | TBD | TBD | TBD | TBD | °C/W |

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, SPRA953.
(2) This package option is preview for TLV9101.

## 6.5 Thermal Information for Dual Channel

| THERMAL METRIC[1] | | TLV9102, TLV9102S | | | | | | | UNIT |
|---|---|---|---|---|---|---|---|---|---|
| | | D (SOIC) | DDF[2] (SOT-23-8) | DGK[2] (VSSOP) | DGS[2] (VSSOP) | DSG[2] (WSON) | PW[2] (TSSOP) | RUG[2] (X2QFN) | |
| | | 8 PINS | 8 PINS | 8 PINS | 10 PINS | 8 PINS | 8 PINS | 10 PINS | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | 138.7 | TBD | TBD | TBD | TBD | 188.4 | TBD | °C/W |
| $R_{\theta JC(top)}$ | Junction-to-case (top) thermal resistance | 78.7 | TBD | TBD | TBD | TBD | 77.1 | TBD | °C/W |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | 82.2 | TBD | TBD | TBD | TBD | 119.1 | TBD | °C/W |
| $\psi_{JT}$ | Junction-to-top characterization parameter | 27.8 | TBD | TBD | TBD | TBD | 14.2 | TBD | °C/W |
| $\psi_{JB}$ | Junction-to-board characterization parameter | 81.4 | TBD | TBD | TBD | TBD | 117.4 | TBD | °C/W |
| $R_{\theta JC(bot)}$ | Junction-to-case (bottom) thermal resistance | N/A | TBD | TBD | TBD | TBD | N/A | TBD | °C/W |

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, SPRA953.
(2) This package option is preview for TLV9102.

## 6.6 Thermal Information for Quad Channel

| THERMAL METRIC[1] | | TLV9104, TLV9104S | | | | | UNIT |
|---|---|---|---|---|---|---|---|
| | | D[2] (SOIC) | PW[2] (TSSOP) | | RTE[2] (WQFN) | RUC[2] (WQFN) | |
| | | 14 PINS | 14 PINS | 16 PINS | 16 PINS | 14 PINS | |
| $R_{\theta JA}$ | Junction-to-ambient thermal resistance | TBD | TBD | TBD | TBD | TBD | °C/W |
| $R_{\theta JC(top)}$ | Junction-to-case (top) thermal resistance | TBD | TBD | TBD | TBD | TBD | °C/W |
| $R_{\theta JB}$ | Junction-to-board thermal resistance | TBD | TBD | TBD | TBD | TBD | °C/W |
| $\psi_{JT}$ | Junction-to-top characterization parameter | TBD | TBD | TBD | TBD | TBD | °C/W |
| $\psi_{JB}$ | Junction-to-board characterization parameter | TBD | TBD | TBD | TBD | TBD | °C/W |
| $R_{\theta JC(bot)}$ | Junction-to-case (bottom) thermal resistance | TBD | TBD | TBD | TBD | TBD | °C/W |

(1) For more information about traditional and new thermal metrics, see the *Semiconductor and IC Package Thermal Metrics* application report, SPRA953.
(2) This package option is preview for TLV9104.

## 6.7 Electrical Characteristics

For $V_S$ = (V+) − (V−) = 2.7 V to 16 V (±1.35 V to ±8 V) at $T_A$ = 25°C, $R_L$ = 10 kΩ connected to $V_S$ / 2, $V_{CM}$ = $V_S$ / 2, and $V_{OUT}$ = $V_S$ / 2, unless otherwise noted.

| | PARAMETER | TEST CONDITIONS | | MIN | TYP | MAX | UNIT |
|---|---|---|---|---|---|---|---|
| **OFFSET VOLTAGE** | | | | | | | |
| $V_{OS}$ | Input offset voltage | $V_{CM}$ = V− | | | ±0.3 | ±1.5 | mV |
| | | | $T_A$ = −40°C to 125°C | | | ±1.75 | |
| $dV_{OS}/dT$ | Input offset voltage drift | | $T_A$ = −40°C to 125°C | | ±0.6 | | μV/°C |
| PSRR | Input offset voltage versus power supply | $V_{CM}$ = V− | $T_A$ = −40°C to 125°C | | ±0.1 | ±0.7 | μV/V |
| | Channel separation | f = 0 Hz | | | 5 | | μV/V |
| **INPUT BIAS CURRENT** | | | | | | | |
| $I_B$ | Input bias current | | | | ±10 | | pA |
| $I_{OS}$ | Input offset current | | | | ±5 | | pA |
| **NOISE** | | | | | | | |
| $E_N$ | Input voltage noise | f = 0.1 Hz to 10 Hz | | | 6 | | $μV_{PP}$ |
| | | | | | 1 | | $μV_{RMS}$ |
| $e_N$ | Input voltage noise density | f = 1 kHz | | | 30 | | nV/√Hz |
| | | f = 10 kHz | | | 28 | | |
| $i_N$ | Input current noise | f = 1 kHz | | | 2 | | fA/√Hz |
| **INPUT VOLTAGE RANGE** | | | | | | | |
| $V_{CM}$ | Common-mode voltage range | | | (V−) − 0.2 | | (V+) + 0.2 | V |
| CMRR | Common-mode rejection ratio | $V_S$ = 16 V, (V−) − 0.1 V < $V_{CM}$ < (V+) − 2 V (Main input pair) | $T_A$ = −40°C to 125°C | 90 | 110 | | dB |
| | | $V_S$ = 4 V, (V−) − 0.1 V < $V_{CM}$ < (V+) − 2 V (Main input pair) | | 75 | 95 | | |
| | | $V_S$ = 2.7 − 16 V, (V+) − 1 V < $V_{CM}$ < (V+) + 0.1 V (Aux input pair) | | | 80 | | |
| | | (V+) − 2 V < $V_{CM}$ < (V+) − 1 V | | See *Offset Voltage (Transition Region)* | | | |
| **INPUT CAPACITANCE** | | | | | | | |
| $Z_{ID}$ | Differential | | | | 100 ‖ 3 | | MΩ ‖ pF |
| $Z_{ICM}$ | Common-mode | | | | 6 ‖ 1 | | TΩ ‖ pF |
| **OPEN-LOOP GAIN** | | | | | | | |
| $A_{OL}$ | Open-loop voltage gain | $V_S$ = 16 V, $V_{CM}$ = V− (V−) + 0.1 V < $V_O$ < (V+) − 0.1 V | $T_A$ = −40°C to 125°C | 115 | 135 | | dB |
| | | $V_S$ = 4 V, $V_{CM}$ = V− (V−) + 0.1 V < $V_O$ < (V+) − 0.1 V | | 104 | 125 | | dB |
| **FREQUENCY RESPONSE** | | | | | | | |
| GBW | Gain-bandwidth product | | | | 1.1 | | MHz |
| SR | Slew rate | $V_S$ = 16 V, G = +1, $C_L$ = 20 pF | | | 4.5 | | V/μs |
| $t_S$ | Settling time | To 0.1%, $V_S$ = 16 V, $V_{STEP}$ = 10 V, G = +1, CL = 20 pF | | | 4 | | μs |
| | | To 0.1%, $V_S$ = 16 V, $V_{STEP}$ = 2 V, G = +1, CL = 20 pF | | | 2 | | |
| | | To 0.01%, $V_S$ = 16 V, $V_{STEP}$ = 10 V, G = +1, CL = 20 pF | | | 5 | | |
| | | To 0.01%, $V_S$ = 16 V, $V_{STEP}$ = 2 V, G = +1, CL = 20 pF | | | 3 | | |
| | Phase margin | G = +1, $R_L$ = 10 kΩ, $C_L$ = 20 pF | | | 60 | | ° |
| | Overload recovery time | $V_{IN}$ × gain > $V_S$ | | | 600 | | ns |
| THD+N | Total harmonic distortion + noise | $V_S$ = 16 V, $V_O$ = 1 $V_{RMS}$, G = -1, f = 1 kHz | | | 0.0028% | | |

## Electrical Characteristics (continued)

For $V_S$ = (V+) – (V–) = 2.7 V to 16 V (±1.35 V to ±8 V) at $T_A$ = 25°C, $R_L$ = 10 kΩ connected to $V_S$ / 2, $V_{CM}$ = $V_S$ / 2, and $V_{OUT}$ = $V_S$ / 2, unless otherwise noted.

| PARAMETER | | TEST CONDITIONS | | MIN | TYP | MAX | UNIT |
|---|---|---|---|---|---|---|---|
| **OUTPUT** | | | | | | | |
| | Voltage output swing from rail | Positive rail headroom | $V_S$ = 16 V, $R_L$ = no load | | 3 | | mV |
| | | | $V_S$ = 16 V, $R_L$ = 10 kΩ | | 45 | 60 | |
| | | | $V_S$ = 16 V, $R_L$ = 2 kΩ | | 200 | 300 | |
| | | Negative rail headroom | $V_S$ = 2.7 V, $R_L$ = no load | | 1 | | |
| | | | $V_S$ = 2.7 V, $R_L$ = 10 kΩ | | 5 | 20 | |
| | | | $V_S$ = 2.7 V, $R_L$ = 2 kΩ | | 25 | 50 | |
| $I_{SC}$ | Short-circuit current | | | | ±80 | | mA |
| $C_{LOAD}$ | Capacitive load drive | | | See *Typical Characteristics* | | | |
| $Z_O$ | Open-loop output impedance | f = 1 MHz, $I_O$ = 0 A | | | 600 | | Ω |
| **POWER SUPPLY** | | | | | | | |
| $I_Q$ | Quiescent current per amplifier | $I_O$ = 0 A | | | 120 | 150 | μA |
| | | | $T_A$ = –40°C to 125°C | | | 160 | |

## 6.8  Typical Characteristics

### 表 1. Table of Graphs

| DESCRIPTION | FIGURE |
|---|---|
| Offset Voltage Production Distribution | 图 1 |
| Offset Voltage Drift Distribution | 图 2 |
| Offset Voltage vs Temperature | 图 3 , 图 4 |
| Offset Voltage vs Common-Mode Voltage | 图 5, 图 6, 图 7 , 图 8 |
| Offset Voltage vs Power Supply | 图 9 |
| Open-Loop Gain and Phase vs Frequency | 图 10 |
| Closed-Loop Gain and Phase vs Frequency | 图 11 |
| Input Bias Current vs Common-Mode Voltage | 图 12 |
| Input Bias Current vs Temperature | 图 13 |
| Output Voltage Swing vs Output Current | 图 14 , 图 15, 图 16, 图 17 |
| CMRR and PSRR vs Frequency | 图 18 |
| CMRR vs Temperature | 图 19 |
| PSRR vs Temperature | 图 20 |
| 0.1-Hz to 10-Hz Noise | 图 21 |
| Input Voltage Noise Spectral Density vs Frequency | 图 22 |
| THD+N Ratio vs Frequency | 图 23 |
| THD+N vs Output Amplitude | 图 24 |
| Quiescent Current vs Supply Voltage | 图 25 |
| Quiescent Current vs Temperature | 图 26 |
| Open Loop Voltage Gain vs Temperature | 图 27 |
| Open Loop Output Impedance vs Frequency | 图 28 |
| Small Signal Overshoot vs Capacitive Load (100-mV Output Step) | 图 29, 图 30 |
| Phase Margin vs Capacitive Load | 图 31 |
| No Phase Reversal | 图 32 |
| Positive Overload Recovery | 图 33 |
| Negative Overload Recovery | 图 34 |
| Small-Signal Step Response (100 mV) | 图 35, 图 36 |
| Large-Signal Step Response | 图 37, 图 38, 图 39 |
| Short-Circuit Current vs Temperature | 图 40 |
| Maximum Output Voltage vs Frequency | 图 41 |
| Channel Separation vs Frequency | 图 42 |
| EMIRR vs Frequency | 图 43 |

## 6.9 Typical Characteristics

at $T_A$ = 25°C, $V_S$ = ±8 V, $V_{CM}$ = $V_S$ / 2, $R_{LOAD}$ = 10 kΩ connected to $V_S$ / 2, and $C_L$ = 100 pF (unless otherwise noted)

Distribution from 13,481 amplifiers; $T_A$ = 25°C

图 1. Offset Voltage Production Distribution

Distribution from 175 amplifiers

图 2. Offset Voltage Drift Distribution

$V_{CM}$ = V+

图 3. Offset Voltage vs Temperature

$V_{CM}$ = V−

图 4. Offset Voltage vs Temperature

$T_A$ = 25°C

图 5. Offset Voltage vs Common-Mode Voltage

$T_A$ = 25°C

图 6. Offset Voltage vs Common-Mode Voltage (Transition Region)

## Typical Characteristics (接下页)

at $T_A$ = 25°C, $V_S$ = ±8 V, $V_{CM}$ = $V_S$ / 2, $R_{LOAD}$ = 10 kΩ connected to $V_S$ / 2, and $C_L$ = 100 pF (unless otherwise noted)



$T_A$ = 125°C

图 7. Offset Voltage vs Common-Mode Voltage



$T_A$ = −40°C

图 8. Offset Voltage vs Common-Mode Voltage



图 9. Offset Voltage vs Power Supply



$C_{LOAD}$ = 15 pF

图 10. Open-Loop Gain and Phase vs Frequency



图 11. Closed-Loop Gain and Phase vs Frequency



图 12. Input Bias Current vs Common-Mode Voltage

## Typical Characteristics (接下页)

at $T_A$ = 25°C, $V_S$ = ±8 V, $V_{CM}$ = $V_S$ / 2, $R_{LOAD}$ = 10 kΩ connected to $V_S$ / 2, and $C_L$ = 100 pF (unless otherwise noted)

图 13. Input Bias Current vs Temperature

图 14. Output Voltage Swing vs Output Current (Sourcing)

图 15. Output Voltage Swing vs Output Current (Sinking)

图 16. Output Voltage Swing vs Output Current (Sourcing)

图 17. Output Voltage Swing vs Output Current (Sinking)

图 18. CMRR and PSRR vs Frequency

## Typical Characteristics (接下页)

at $T_A$ = 25°C, $V_S$ = ±8 V, $V_{CM}$ = $V_S$ / 2, $R_{LOAD}$ = 10 kΩ connected to $V_S$ / 2, and $C_L$ = 100 pF (unless otherwise noted)



f = 0 Hz

图 19. CMRR vs Temperature (dB)



f = 0 Hz

图 20. PSRR vs Temperature (dB)



图 21. 0.1-Hz to 10-Hz Noise



图 22. Input Voltage Noise Spectral Density vs Frequency



BW = 80 kHz, $V_{OUT}$ = 3.5 $V_{RMS}$

图 23. THD+N Ratio vs Frequency



BW = 80 kHz, f = 1 kHz

图 24. THD+N vs Output Amplitude

---

## Typical Characteristics (接下页)

at $T_A$ = 25°C, $V_S$ = ±8 V, $V_{CM}$ = $V_S$ / 2, $R_{LOAD}$ = 10 kΩ connected to $V_S$ / 2, and $C_L$ = 100 pF (unless otherwise noted)

图 25. **Quiescent Current vs Supply Voltage**

图 26. **Quiescent Current vs Temperature**

图 27. **Open-Loop Voltage Gain vs Temperature (dB)**

图 28. **Open-Loop Output Impedance vs Frequency**

G = −1, 100-mV output step

图 29. **Small-Signal Overshoot vs Capacitive Load**

G = 1, 100-mV output step

图 30. **Small-Signal Overshoot vs Capacitive Load**

## Typical Characteristics (接下页)

at $T_A$ = 25°C, $V_S$ = ±8 V, $V_{CM}$ = $V_S$ / 2, $R_{LOAD}$ = 10 kΩ connected to $V_S$ / 2, and $C_L$ = 100 pF (unless otherwise noted)



G = −1, 100-mV output step

图 31. **Small-Signal Overshoot vs Capacitive Load**



图 32. **No Phase Reversal**



G = −10

图 33. **Positive Overload Recovery**



G = −10

图 34. **Negative Overload Recovery**



$C_L$ = 20 pF, G = 1, 20-mV step response

图 35. **Small-Signal Step Response**



$R_L$ = 1 kΩ, $C_L$ = 20 pF, G = −1, 10-mV step response

图 36. **Small-Signal Step Response**

## Typical Characteristics (接下页)

at $T_A$ = 25°C, $V_S$ = ±8 V, $V_{CM}$ = $V_S$ / 2, $R_{LOAD}$ = 10 kΩ connected to $V_S$ / 2, and $C_L$ = 100 pF (unless otherwise noted)



$C_L$ = 20 pF, G = 1

**图 37. Large-Signal Step Response (Falling)**



$C_L$ = 20 pF, G = 1

**图 38. Large-Signal Step Response (Rising)**



$C_L$ = 10 pF, G = −1

**图 39. Large-Signal Step Response**



**图 40. Short-Circuit Current vs Temperature**



**图 41. Maximum Output Voltage vs Frequency**



**图 42. Channel Separation vs Frequency**

## Typical Characteristics (接下页)

at $T_A$ = 25°C, $V_S$ = ±8 V, $V_{CM}$ = $V_S$ / 2, $R_{LOAD}$ = 10 kΩ connected to $V_S$ / 2, and $C_L$ = 100 pF (unless otherwise noted)



图 43. EMIRR (Electromagnetic Interference Rejection Ratio) vs Frequency

# 7 Detailed Description

## 7.1 Overview

The TLV910x family (TLV9101, TLV9102, and TLV9104) is a family of 16-V general purpose operational amplifiers.

These devices offer excellent DC precision and AC performance, including rail-to-rail input/output, low offset (±300 µV, typ), low offset drift (±0.6 µV/°C, typ), and 1.1-MHz bandwidth.

Wide differential and common-mode input-voltage range, high output current (±80 mA), high slew rate (4.5 V/µs), low power operation (120 µA, typ) and shutdown functionality make the TLV910x a robust, low-power, high-performance operational amplifier for industrial applications.

## 7.2 Functional Block Diagram

## 7.3 Feature Description

### 7.3.1 EMI Rejection

The TLV910x uses integrated electromagnetic interference (EMI) filtering to reduce the effects of EMI from sources such as wireless communications and densely-populated boards with a mix of analog signal chain and digital components. EMI immunity can be improved with circuit design techniques; the TLV910x benefits from these design improvements. Texas Instruments has developed the ability to accurately measure and quantify the immunity of an operational amplifier over a broad frequency spectrum extending from 10 MHz to 6 GHz. 图 44 shows the results of this testing on the TLV910x. 表 2 shows the EMIRR IN+ values for the TLV910x at particular frequencies commonly encountered in real-world applications. 表 2 lists applications that may be centered on or operated near the particular frequency shown. The *EMI Rejection Ratio of Operational Amplifiers* application report contains detailed information on the topic of EMIRR performance as it relates to op amps and is available for download from www.ti.com.



图 44. TLV910x EMIRR Testing

表 2. TLV910x EMIRR IN+ For Frequencies of Interest

| FREQUENCY | APPLICATION OR ALLOCATION | EMIRR IN+ |
|---|---|---|
| 400 MHz | Mobile radio, mobile satellite, space operation, weather, radar, ultra-high frequency (UHF) applications | 59.5 dB |
| 900 MHz | Global system for mobile communications (GSM) applications, radio communication, navigation, GPS (to 1.6 GHz), GSM, aeronautical mobile, UHF applications | 68.9 dB |
| 1.8 GHz | GSM applications, mobile personal communications, broadband, satellite, L-band (1 GHz to 2 GHz) | 77.8 dB |
| 2.4 GHz | 802.11b, 802.11g, 802.11n, Bluetooth®, mobile personal communications, industrial, scientific and medical (ISM) radio band, amateur radio and satellite, S-band (2 GHz to 4 GHz) | 78.0 dB |
| 3.6 GHz | Radiolocation, aero communication and navigation, satellite, mobile, S-band | 88.8 dB |
| 5 GHz | 802.11a, 802.11n, aero communication and navigation, mobile communication, space and satellite operation, C-band (4 GHz to 8 GHz) | 87.6 dB |

### 7.3.2 Phase Reversal Protection

The TLV910x family has internal phase-reversal protection. Many op amps exhibit a phase reversal when the input is driven beyond its linear common-mode range. This condition is most often encountered in noninverting circuits when the input is driven beyond the specified common-mode voltage range, causing the output to reverse into the opposite rail. The TLV910x is a rail-to-rail input op amp; therefore, the common-mode range can extend up to the rails. Input signals beyond the rails do not cause phase reversal; instead, the output limits into the appropriate rail. This performance is shown in 图 45.

图 **45. No Phase Reversal**

### 7.3.3 Thermal Protection

The internal power dissipation of any amplifier causes its internal (junction) temperature to rise. This phenomenon is called *self heating*. The absolute maximum junction temperature of the TLV910x is 150°C. Exceeding this temperature causes damage to the device. The TLV910x has a thermal protection feature that prevents damage from self heating. The protection works by monitoring the temperature of the device and turning off the op amp output drive for temperatures above 140°C. 图 46 shows an application example for the TLV9101 that has significant self heating (154°C) because of its power dissipation (0.39 W). Thermal calculations indicate that for an ambient temperature of 100°C the device junction temperature must reach 154°C. The actual device, however, turns off the output drive to maintain a safe junction temperature. 图 46 shows how the circuit behaves during thermal protection. During normal operation, the device acts as a buffer so the output is 3 V. When self heating causes the device junction temperature to increase above 140°C, the thermal protection forces the output to a high-impedance state and the output is pulled to ground through resistor RL.



图 **46. Thermal Protection**

### 7.3.4 Capacitive Load and Stability

The TLV910x features a resistive output stage capable of driving moderate capacitive loads, and by leveraging an isolation resistor, the device can easily be configured to drive large capacitive loads. Increasing the gain enhances the ability of the amplifier to drive greater capacitive loads; see 图 47 and 图 48. The particular op amp circuit configuration, layout, gain, and output loading are some of the factors to consider when establishing whether an amplifier will be stable in operation.



图 47. Small-Signal Overshoot vs Capacitive Load (100-mV Output Step, G = 1)



图 48. Small-Signal Overshoot vs Capacitive Load (100-mV Output Step, G = –1)

For additional drive capability in unity-gain configurations, improve capacitive load drive by inserting a small (10 $\Omega$ to 20 $\Omega$) resistor, $R_{ISO}$, in series with the output, as shown in 图 49. This resistor significantly reduces ringing and maintains DC performance for purely capacitive loads. However, if a resistive load is in parallel with the capacitive load, then a voltage divider is created, thus introducing a gain error at the output and slightly reducing the output swing. The error introduced is proportional to the ratio $R_{ISO}$ / $R_L$, and is generally negligible at low output levels. A high capacitive load drive makes the TLV910x well suited for applications such as reference buffers, MOSFET gate drives, and cable-shield drives. The circuit shown in 图 49 uses an isolation resistor, $R_{ISO}$, to stabilize the output of an op amp. $R_{ISO}$ modifies the open-loop gain of the system for increased phase margin



图 49. **Extending Capacitive Load Drive With the TLV9101**

### 7.3.5 Common-Mode Voltage Range

The TLV910x is a 16-V, true rail-to-rail input operational amplifier with an input common-mode range that extends 100 mV beyond either supply rail. This wide range is achieved with paralleled complementary N-channel and P-channel differential input pairs, as shown in 图 50. The N-channel pair is active for input voltages close to the positive rail, typically (V+) – 1 V to 100 mV above the positive supply. The P-channel pair is active for inputs from 100 mV below the negative supply to approximately (V+) – 2 V. There is a small transition region, typically (V+) –2 V to (V+) – 1 V in which both input pairs are on. This transition region can vary modestly with process variation, and within this region PSRR, CMRR, offset voltage, offset drift, noise, and THD performance may be degraded compared to operation outside this region. To achieve best performance with the TLV910x family, avoid this transition region when possible.

图 50. **Rail-to-Rail Input Stage**

### 7.3.6 Electrical Overstress

Designers often ask questions about the capability of an operational amplifier to withstand electrical overstress (EOS). These questions tend to focus on the device inputs, but may involve the supply voltage pins or even the output pin. Each of these different pin functions have electrical stress limits determined by the voltage breakdown characteristics of the particular semiconductor fabrication process and specific circuits connected to the pin. Additionally, internal electrostatic discharge (ESD) protection is built into these circuits to protect them from accidental ESD events both before and during product assembly.

Having a good understanding of this basic ESD circuitry and its relevance to an electrical overstress event is helpful. 图 51 shows an illustration of the ESD circuits contained in the TLV910x (indicated by the dashed line area). The ESD protection circuitry involves several current-steering diodes connected from the input and output pins and routed back to the internal power-supply lines, where the diodes meet at an absorption device or the power-supply ESD cell, internal to the operational amplifier. This protection circuitry is intended to remain inactive during normal circuit operation.



图 51. **Equivalent Internal ESD Circuitry Relative to a Typical Circuit Application**

An ESD event is very short in duration and very high voltage (for example, 1 kV, 100 ns), whereas an EOS event is long duration and lower voltage (for example, 50 V, 100 ms). The ESD diodes are designed for out-of-circuit ESD protection (that is, during assembly, test, and storage of the device before being soldered to the PCB). During an ESD event, the ESD signal is passed through the ESD steering diodes to an absorption circuit (labeled ESD power-supply circuit). The ESD absorption circuit clamps the supplies to a safe level.

Although this behavior is necessary for out-of-circuit protection, excessive current and damage is caused if activated in-circuit. A transient voltage suppressors (TVS) can be used to prevent against damage caused by turning on the ESD absorption circuit during an in-circuit ESD event. Using the appropriate current limiting resistors and TVS diodes allows for the use of device ESD diodes to protect against EOS events.

### 7.3.7 Overload Recovery

Overload recovery is defined as the time required for the op amp output to recover from a saturated state to a linear state. The output devices of the op amp enter a saturation region when the output voltage exceeds the rated operating voltage, either due to the high input voltage or the high gain. After the device enters the saturation region, the charge carriers in the output devices require time to return back to the linear state. After the charge carriers return back to the linear state, the device begins to slew at the specified slew rate. Thus, the propagation delay in case of an overload condition is the sum of the overload recovery time and the slew time. The overload recovery time for the TLV910x is approximately 1 µs.

### 7.3.8 Typical Specifications and Distributions

Designers often have questions about a typical specification of an amplifier in order to design a more robust circuit. Due to natural variation in process technology and manufacturing procedures, every specification of an amplifier will exhibit some amount of deviation from the ideal value, like an amplifier's input offset voltage. These deviations often follow *Gaussian* ("bell curve"), or *normal* distributions, and circuit designers can leverage this information to guardband their system, even when there is not a minimum or maximum specification in the *Electrical Characteristics* table.



图 52. **Ideal Gaussian Distribution**

图 52 shows an example distribution, where *µ*, or *mu*, is the mean of the distribution, and where *σ*, or *sigma*, is the standard deviation of a system. For a specification that exhibits this kind of distribution, approximately two-thirds (68.26%) of all units can be expected to have a value within one standard deviation, or one sigma, of the mean (from *µ–σ* to *µ+σ*).

www.ti.com.cn

Depending on the specification, values listed in the *typical* column of the *Electrical Characteristics* table are represented in different ways. As a general rule of thumb, if a specification naturally has a nonzero mean (for example, like gain bandwidth), then the typical value is equal to the mean (μ). However, if a specification naturally has a mean near zero (like input offset voltage), then the typical value is equal to the mean plus one standard deviation (μ + σ) in order to most accurately represent the typical value.

You can use this chart to calculate approximate probability of a specification in a unit; for example, for TLV910x, the typical input voltage offset is 300 μV, so 68.2% of all TLV910x devices are expected to have an offset from −300 μV to +300 μV. At 4 $\sigma$ (±1200 μV), 99.9937% of the distribution has an offset voltage less than ±1200 μV, which means 0.0063% of the population is outside of these limits, which corresponds to about 1 in 15,873 units.

Specifications with a value in the minimum or maximum column are assured by TI, and units outside these limits will be removed from production material. For example, the TLV910x family has a maximum offset voltage of 1.5 mV at 25°C, and even though this corresponds to 5 σ (≈1 in 1.7 million units), which is extremely unlikely, TI assures that any unit with larger offset than 1.5 mV will be removed from production material.

For specifications with no value in the minimum or maximum column, consider selecting a sigma value of sufficient guardband for your application, and design worst-case conditions using this value. For example, the 6-σ value corresponds to about 1 in 500 million units, which is an extremely unlikely chance, and could be an option as a wide guardband to design a system around. In this case, the TLV910x family does not have a maximum or minimum for offset voltage drift, but based on 图 2 and the typical value of 0.6 μV/°C in the *Electrical Characteristics* table, it can be calculated that the 6-σ value for offset voltage drift is about 3.6 μV/°C. When designing for worst-case system conditions, this value can be used to estimate the worst possible offset across temperature without having an actual minimum or maximum value.

However, process variation and adjustments over time can shift typical means and standard deviations, and unless there is a value in the minimum or maximum specification column, TI cannot assure the performance of a device. This information should be used only to estimate the performance of a device.

## 7.4 Device Functional Modes

The TLV910x has a single functional mode and is operational when the power-supply voltage is greater than 2.7 V (±1.35 V). The maximum power supply voltage for the TLV910x is 16 V (±8 V).

# 8 Application and Implementation

> 注
>
> Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

## 8.1 Application Information

The TLV910x family offers excellent DC precision and DC performance. These devices operate up to 16-V supply rails and offer true rail-to-rail input/output, low offset voltage and offset voltage drift, as well as 1.1-MHz bandwidth and high output drive. These features make the TLV910x a robust, high-performance operational amplifier for high-voltage industrial applications.

## 8.2 Typical Applications

### 8.2.1 High Voltage Precision Comparator

Many different systems require controlled voltages across numerous system nodes to ensure robust operation. A comparator can be used to monitor and control voltages by comparing a reference threshold voltage with an input voltage and providing an output when the input crosses this threshold.

The TLV910x family of op amps make excellent high voltage, precision comparators due to their robust input stage, low typical offset, and high slew rate. Previous generation high-voltage op amps often use back-to-back diodes across the inputs to prevent damage to the op amp which greatly limits these op amps to be used as comparators, but the TLV910x's patented input stage allows the device to have a wide differential voltage between the inputs.



图 53. **Typical Comparator Application**

#### 8.2.1.1 *Design Requirements*

The primary objective is to design a 15-V precision comparator.

- System supply voltage (V+): 15 V
- Resistor 1 value: 100 kΩ
- Resistor 2 value: 100 kΩ
- Reference threshold voltage ($V_{TH}$): 7.5 V
- Input voltage range ($V_{IN}$): 2.5 V – 12.5 V
- Output voltage range ($V_{OUT}$): 0 V – 15 V

## Typical Applications (接下页)

### 8.2.1.2 Detailed Design Procedure

This noninverting comparator circuit applies the input voltage ($V_{IN}$) to the noninverting terminal of the op amp. Two resistors ($R_1$ and $R_2$) divide the supply voltage (V+) to create a mid-supply threshold voltage ($V_{TH}$) as calculated in 公式 1. The circuit is shown in 图 53. When $V_{IN}$ is less then $V_{TH}$, the output voltage transitions to the negative supply and equals the low-level output voltage. When $V_{IN}$ is greater than $V_{TH}$, the output voltage transitions to the positive supply and equals the high-level output voltage.

In this example, resistor 1 and 2 have been selected to be 100 kΩ, which sets the reference threshold at 7.5 V. However, resistor 1 and 2 can be adjusted to modify the threshold using 公式 1. Resistor 1 and 2's values have also been selected to reduce power consumption, but these values can be further increased to reduce power consumption, or reduced to improve noise performance.

$$V_{TH} = \frac{R_2}{R_1 + R_2} \times V_+$$

(1)

### 8.2.1.3 Application Curve



图 54. **Comparator Output Response to Input Voltage**

# 9 Power Supply Recommendations

The TLV910x is specified for operation from 2.7 V to 16 V (±1.35 V to ±8 V); many specifications apply from –40°C to 125°C.

---

**CAUTION**

Supply voltages larger than 20 V can permanently damage the device; see the *Absolute Maximum Ratings* table.

---

Place 0.1-μF bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high-impedance power supplies. For more detailed information on bypass capacitor placement, refer to the *Layout* section.

# 10 Layout

## 10.1 Layout Guidelines

For best operational performance of the device, use good PCB layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and op amp itself. Bypass capacitors are used to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
  - Connect low-ESR, 0.1-μF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for single-supply applications.
- Separate grounding for analog and digital portions of circuitry is one of the simplest and most-effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital and analog grounds paying attention to the flow of the ground current. For more detailed information, see *Circuit Board Layout Techniques*.
- In order to reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If these traces cannot be kept separate, crossing the sensitive trace perpendicular is much better as opposed to in parallel with the noisy trace.
- Place the external components as close to the device as possible. As illustrated in 图 56, keeping RF and RG close to the inverting input minimizes parasitic capacitance.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.
- Cleaning the PCB following board assembly is recommended for best performance.
- Any precision integrated circuit may experience performance shifts due to moisture ingress into the plastic package. Following any aqueous PCB cleaning process, baking the PCB assembly is recommended to remove moisture introduced into the device packaging during the cleaning process. A low temperature, post cleaning bake at 85°C for 30 minutes is sufficient for most circumstances.

## 10.2 Layout Example



图 55. **Schematic Representation**

## Layout Example (接下页)



**图 56. Operational Amplifier Board Layout for Noninverting Configuration**



**图 57. Example Layout for SC70 (DCK) Package**

**Layout Example (接下页)**



图 58. **Example Layout for VSSOP-8 (DGK) Package**



图 59. **Example Layout for WSON-8 (DSG) Package**

## 11 器件和文档支持

### 11.1 器件支持

#### 11.1.1 开发支持

##### 11.1.1.1 *TINA-TI™*（免费软件下载）

TINA™是一款简单、功能强大且易于使用的电路仿真程序，此程序基于 SPICE 引擎。TINA-TI 是 TINA 软件的一款免费全功能版本，除了一系列无源和有源模型外，此版本软件还预先载入了一个宏模型库。TINA-TI 提供所有传统的 SPICE 直流、瞬态和频域分析，以及其他设计功能。

TINA-TI 可从 Analog eLab Design Center（模拟电子实验室设计中心）免费下载，它提供全面的后续处理能力，使得用户能够以多种方式形成结果。虚拟仪器提供选择输入波形和探测电路节点、电压和波形的功能，从而创建一个动态的快速入门工具。

> 注
> 这些文件需要安装 TINA 软件（由 DesignSoft™提供）或者 TINA-TI 软件。请从 TINA-TI 文件夹 中下载免费的 TINA-TI 软件。

### 11.2 文档支持

#### 11.2.1 相关文档

德州仪器 (TI)，《电路板布局技巧》。

德州仪器 (TI)，《适合所有人的运算放大器》。

### 11.3 相关链接

下表列出了快速访问链接。类别包括技术文档、支持和社区资源、工具和软件，以及立即订购快速访问。

表 **3.** 相关链接

| 器件 | 产品文件夹 | 立即订购 | 技术文档 | 工具与软件 | 支持和社区 |
|---|---|---|---|---|---|
| TLV9102 | 单击此处 | 单击此处 | 单击此处 | 单击此处 | 单击此处 |

### 11.4 接收文档更新通知

要接收文档更新通知，请导航至 TI.com.cn 上的器件产品文件夹。单击右上角的*通知我* 进行注册，即可每周接收产品信息更改摘要。有关更改的详细信息，请查看任何已修订文档中包含的修订历史记录。

## 11.5 社区资源

下列链接提供到 TI 社区资源的连接。链接的内容由各个分销商"按照原样"提供。这些内容并不构成 TI 技术规范，并且不一定反映 TI 的观点；请参阅 TI 的 《使用条款》。

**TI E2E™ Online Community** *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

**Design Support** *TI's Design Support* Quickly find helpful E2E forums along with design support tools and contact information for technical support.

## 11.6 商标

E2E is a trademark of Texas Instruments.
TINA-TI is a trademark of Texas Instruments, Inc and DesignSoft, Inc.
Bluetooth is a registered trademark of Bluetooth SIG, Inc.
TINA, DesignSoft are trademarks of DesignSoft, Inc.
All other trademarks are the property of their respective owners.

## 11.7 静电放电警告

ESD 可能会损坏该集成电路。德州仪器 (TI) 建议通过适当的预防措施处理所有集成电路。如果不遵守正确的处理措施和安装程序，可能会损坏集成电路。

ESD 的损坏小至导致微小的性能降级，大至整个器件故障。 精密的集成电路可能更容易受到损坏，这是因为非常细微的参数更改都可能会导致器件与其发布的规格不相符。

## 11.8 术语表

SLYZ022 — *TI 术语表*。

这份术语表列出并解释术语、缩写和定义。

## 12 机械、封装和可订购信息

以下页面包含机械、封装和可订购信息。这些信息是指定器件的最新可用数据。数据如有变更，恕不另行通知，且不会对此文档进行修订。如需获取此数据表的浏览器版本，请查阅左侧的导航栏。

## PACKAGING INFORMATION

| Orderable Device | Status (1) | Package Type | Package Drawing | Pins | Package Qty | Eco Plan (2) | Lead finish/ Ball material (6) | MSL Peak Temp (3) | Op Temp (°C) | Device Marking (4/5) | Samples |
|---|---|---|---|---|---|---|---|---|---|---|---|
| TLV9101IDBVR | ACTIVE | SOT-23 | DBV | 5 | 3000 | Green (RoHS & no Sb/Br) | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | T91V | Samples |
| TLV9101SIDBVR | ACTIVE | SOT-23 | DBV | 6 | 3000 | Green (RoHS & no Sb/Br) | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | T91S | Samples |
| TLV9102IDDFR | PREVIEW | SOT-23-THIN | DDF | 8 | 3000 | Green (RoHS & no Sb/Br) | NIPDAU | Level-1-260C-UNLIM | -40 to 125 | T91F | |
| TLV9102IDR | ACTIVE | SOIC | D | 8 | 2500 | Green (RoHS & no Sb/Br) | NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | T9102D | Samples |
| TLV9102IDSGR | ACTIVE | WSON | DSG | 8 | 3000 | Green (RoHS & no Sb/Br) | NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | T912 | Samples |
| TLV9102IPWR | ACTIVE | TSSOP | PW | 8 | 2000 | Green (RoHS & no Sb/Br) | NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | T9102P | Samples |
| TLV9102SIDGSR | ACTIVE | VSSOP | DGS | 10 | 2500 | Green (RoHS & no Sb/Br) | NIPDAUAG | Level-2-260C-1 YEAR | -40 to 125 | T910 | Samples |
| TLV9102SIRUGR | ACTIVE | X2QFN | RUG | 10 | 3000 | Green (RoHS & no Sb/Br) | NIPDAUAG | Level-2-260C-1 YEAR | -40 to 125 | HBF | Samples |
| TLV9104IDR | ACTIVE | SOIC | D | 14 | 2500 | Green (RoHS & no Sb/Br) | NIPDAU | Level-2-260C-1 YEAR | -40 to 125 | TLV9104D | Samples |
| TLV9104IPWR | PREVIEW | TSSOP | PW | 14 | 2000 | Green (RoHS & no Sb/Br) | SN | Level-2-260C-1 YEAR | -40 to 125 | PTL91PW | |

(1) The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) **RoHS:** TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

**Green:** TI defines "Green" to mean the content of Chlorine (Cl) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

**(3)** MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**(4)** There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

**(5)** Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

**(6)** Lead finish/Ball material - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead finish/Ball material values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## TAPE AND REEL INFORMATION

**REEL DIMENSIONS**

**TAPE DIMENSIONS**

| A0 | Dimension designed to accommodate the component width |
| B0 | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

**QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE**

*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
|---|---|---|---|---|---|---|---|---|---|---|---|---|
| TLV9101IDBVR | SOT-23 | DBV | 5 | 3000 | 180.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| TLV9101SIDBVR | SOT-23 | DBV | 6 | 3000 | 180.0 | 8.4 | 3.2 | 3.2 | 1.4 | 4.0 | 8.0 | Q3 |
| TLV9102IDR | SOIC | D | 8 | 2500 | 330.0 | 12.4 | 6.4 | 5.2 | 2.1 | 8.0 | 12.0 | Q1 |
| TLV9102IDSGR | WSON | DSG | 8 | 3000 | 180.0 | 8.4 | 2.3 | 2.3 | 1.15 | 4.0 | 8.0 | Q2 |
| TLV9102IPWR | TSSOP | PW | 8 | 2000 | 330.0 | 12.4 | 7.0 | 3.6 | 1.6 | 8.0 | 12.0 | Q1 |
| TLV9102SIDGSR | VSSOP | DGS | 10 | 2500 | 330.0 | 12.4 | 5.3 | 3.4 | 1.4 | 8.0 | 12.0 | Q1 |
| TLV9102SIRUGR | X2QFN | RUG | 10 | 3000 | 178.0 | 8.4 | 1.75 | 2.25 | 0.56 | 4.0 | 8.0 | Q1 |
| TLV9104IDR | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |

**TAPE AND REEL BOX DIMENSIONS**



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|---|---|---|---|---|---|---|---|
| TLV9101IDBVR | SOT-23 | DBV | 5 | 3000 | 210.0 | 185.0 | 35.0 |
| TLV9101SIDBVR | SOT-23 | DBV | 6 | 3000 | 210.0 | 185.0 | 35.0 |
| TLV9102IDR | SOIC | D | 8 | 2500 | 367.0 | 367.0 | 35.0 |
| TLV9102IDSGR | WSON | DSG | 8 | 3000 | 210.0 | 185.0 | 35.0 |
| TLV9102IPWR | TSSOP | PW | 8 | 2000 | 367.0 | 367.0 | 35.0 |
| TLV9102SIDGSR | VSSOP | DGS | 10 | 2500 | 366.0 | 364.0 | 50.0 |
| TLV9102SIRUGR | X2QFN | RUG | 10 | 3000 | 205.0 | 200.0 | 33.0 |
| TLV9104IDR | SOIC | D | 14 | 2500 | 367.0 | 367.0 | 38.0 |

**DBV0006A**

PIN 1
INDEX AREA

3.0
2.6

1.75
1.45

B

A

1

6

2X 0.95

1.9

2

5

6X 0.50
0.25

3

4

⊕ 0.2Ⓜ C A B

3.05
2.75

C

◯ 0.1 C

1.45 MAX

(1.1)

0.15 TYP
0.00

0.25

GAGE PLANE

0.22 TYP
0.08

8° TYP
0°

0.6 TYP
0.3

SEATING PLANE

4214840/B   03/2018

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
4. Leads 1,2,3 may be wider than leads 4,5,6 for package orientation.
5. Refernce JEDEC MO-178.

**TEXAS INSTRUMENTS**
www.ti.com

PKG ℄

6X (1.1)

1

6X (0.6)

6

SYMM ℄

2

5

2X (0.95)

3

4

(R0.05) TYP

(2.6)

LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X

SOLDER MASK
OPENING

METAL

EXPOSED METAL

0.07 MAX
ARROUND

NON SOLDER MASK
DEFINED
(PREFERRED)

METAL UNDER
SOLDER MASK

SOLDER MASK
OPENING

EXPOSED METAL

0.07 MIN
ARROUND

SOLDER MASK
DEFINED

SOLDER MASK DETAILS

4214840/B   03/2018

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

6X (1.1)
6X (0.6)
2X(0.95)
(2.6)
(R0.05) TYP
PKG
SYMM
1
2
3
4
5
6

4214840/B   03/2018

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

PIN 1
INDEX AREA

3.0
2.6

1.75
1.45

B

A

1

5

2X 0.95

1.9

3.05
2.75

1.9

2

5X 0.5
0.3

3

4

⊕ 0.2 Ⓜ C A B

C

◠ 0.1 C

1.45
0.90

(1.1)

0.15 TYP
0.00

0.25
GAGE PLANE

0.22 TYP
0.08

8° TYP
0°

0.6 TYP
0.3

SEATING PLANE

4214839/E   09/2019

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. Refernce JEDEC MO-178.
4. Body dimensions do not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.

PKG ℄

5X (1.1)

1

5X (0.6)

2

2X (0.95)

3

5

SYMM ℄

(1.9)

4

(R0.05) TYP

(2.6)

LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:15X

SOLDER MASK
OPENING

METAL

EXPOSED METAL

0.07 MAX
ARROUND

NON SOLDER MASK
DEFINED
(PREFERRED)

METAL UNDER
SOLDER MASK

SOLDER MASK
OPENING

EXPOSED METAL

0.07 MIN
ARROUND

SOLDER MASK
DEFINED

SOLDER MASK DETAILS

4214839/E   09/2019

NOTES: (continued)

5. Publication IPC-7351 may have alternate designs.
6. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

PKG

5X (1.1)

1

5X (0.6)

5

SYMM

2

(1.9)

2X(0.95)

3

4

(R0.05) TYP

(2.6)

SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:15X

4214839/E   09/2019

NOTES: (continued)

7. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate
   design recommendations.
8. Board assembly site may have different recommendations for stencil design.

SEATING PLANE

PIN 1 ID AREA

8X 0.5

2X 2

10X 0.27 / 0.17

5.05 / 4.75 TYP

3.1 / 2.9 NOTE 3

3.1 / 2.9 NOTE 4

1.1 MAX

0.1 C

⊕ 0.1Ⓜ C AⓈ BⓈ

SEE DETAIL A

0.23 / 0.13 TYP

GAGE PLANE

0.25

0° - 8°

0.7 / 0.4

0.15 / 0.05

**DETAIL A**
TYPICAL

4221984/A   05/2015

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-187, variation BA.

10X (1.45)

10X (0.3)

1

SYMM

(R0.05)
TYP

10

SYMM

8X (0.5)

5

6

(4.4)

LAND PATTERN EXAMPLE
SCALE:10X

SOLDER MASK
OPENING

METAL

0.05 MAX
ALL AROUND

NON SOLDER MASK
DEFINED

METAL UNDER
SOLDER MASK

SOLDER MASK
OPENING

0.05 MIN
ALL AROUND

SOLDER MASK
DEFINED

SOLDER MASK DETAILS
NOT TO SCALE

4221984/A   05/2015

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

10X (1.45)

10X (0.3)

1

SYMM

(R0.05) TYP

10

SYMM

8X (0.5)

5

6

(4.4)

SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:10X

4221984/A   05/2015

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

TEXAS
INSTRUMENTS
www.ti.com

D (R−PDSO−G14)  PLASTIC SMALL OUTLINE

0.344 (8,75)
0.337 (8,55)
⌂C

14    8

0.244 (6,20)
0.228 (5,80)

0.157 (4,00)
0.150 (3,80) ⌂D

1    7

Pin 1
Index Area

0.050 (1,27)

0.020 (0,51)
0.012 (0,31)

⊕ 0.010 (0,25) Ⓜ

0.069 (1,75) Max

0.010 (0,25)
0.004 (0,10)

0.010 (0,25)
0.005 (0,13)

0.004 (0,10)

Gauge Plane

Seating Plane

0.010 (0,25)    0°−8°

0.050 (1,27)
0.016 (0,40)

4040047−5/M  06/11

NOTES:  A. All linear dimensions are in inches (millimeters).
B. This drawing is subject to change without notice.
⌂C Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
⌂D Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
E. Reference JEDEC MS−012 variation AB.

TEXAS
INSTRUMENTS
www.ti.com

D (R-PDSO-G14)                                           PLASTIC SMALL OUTLINE

Example Board Layout
(Note C)

Stencil Openings
(Note D)

←12x1,27

←14x0,55

←12x1,27

14x1,50

5,40

5,40

Example
Non Soldermask Defined Pad

Example
Pad Geometry
(See Note C)

←0,60

1,55

Example
Solder Mask Opening
(See Note E)

←0.07
All Around

4211283-3/E  08/12

NOTES:   A.  All linear dimensions are in millimeters.
         B.  This drawing is subject to change without notice.
         C.  Publication IPC-7351 is recommended for alternate designs.
         D.  Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release.  Customers should
             contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
         E.  Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.

TEXAS
INSTRUMENTS
www.ti.com

RUG (R−PQFP−N10)                                    PLASTIC QUAD FLATPACK

$\frac{2,05}{1,95}$  A

B

9   8   7   6

$\frac{1,55}{1,45}$

10                    5

Pin 1 Index Area

1   2   3   4

$\frac{0,40}{0,34}$

⌒ 0,05 C

Seating Plane

$\frac{0,05}{0,00}$

C

Seating Height

1,50

0,50

1   2   3   4

8X $\frac{0,40}{0,30}$

Pin 1 Identifier
0,10 X 45°

10                    5

2X $\frac{0,35}{0,25}$

9   8   7   6

2X $\frac{0,45}{0,35}$

4X $\frac{0,30}{0,20}$

4X $\frac{0,25}{0,15}$

10X

| ⊕ | 0,10 Ⓜ | C | A | B |
|---|---|---|---|---|
|   | 0,05 Ⓜ | C |   |   |

Bottom View

4208528−3/B  04/2008

NOTES:  A.  All linear dimensions are in millimeters.  Dimensioning and tolerancing per ASME Y14.5M−1994.
        B.  This drawing is subject to change without notice.
        C.  QFN (Quad Flatpack No−Lead) package configuration.
        D.  This package complies to JEDEC MO−288 variation X2EFD.

RUG (R-PQFP-N10)

Example Board Layout

Example Stencil Design
(Note E)

2,35

1,50

0,50

0,63 2X
End Leads

Note D

1,85

0,70

0,35 2X
End Leads

0,58 8X All Side Leads

0,25 4X Side Leads

0,30 4X Corner Leads

2,30

1,50

0,50

0,58 2X
End Leads

1,80

0,75

0,30 2X End Leads

0,53 8X All Side Leads

0,25 8X All Side Leads

0,05 Solder Mask Clearance for all pads

0,05

4210299-3/A 06/09

NOTES:  A.  All linear dimensions are in millimeters.
   B.  This drawing is subject to change without notice.
   C.  Publication IPC-7351 is recommended for alternate designs.
   D.  Customers should contact their board fabrication site for minimum solder mask web tolerances between signal pads.
   E.  Maximum stencil thickness 0,127 mm (5 mils). All linear dimensions are in millimeters.
   F.  Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release.  Customers should contact their board assembly site for stencil design recommendations.  Refer to IPC 7525 for stencil design considerations.
   G.  Side aperture dimensions over-print land for acceptable area ratio > 0.66. Customer may reduce side aperture dimensions if stencil manufacturing process allows for sufficient release at smaller opening.

C

SEATING PLANE

.004 [0.1] C

.228-.244  TYP
[5.80-6.19]

A

PIN 1 ID AREA

6X .050
[1.27]

1

8

2X
.150
[3.81]

.189-.197
[4.81-5.00]
NOTE 3

4

5

8X .012-.020
[0.31-0.51]

.069 MAX
[1.75]

4X (0°-15°)

B

.150-.157
[3.81-3.98]
NOTE 4

.010 [0.25] Ⓜ  C A B

SEE DETAIL A

4X (0°-15°)

.005-.010  TYP
[0.13-0.25]

.010
[0.25]

0° - 8°

.016-.050
[0.41-1.27]

(.041)
[1.04]

.004-.010
[0.11-0.25]

DETAIL A
TYPICAL

4214825/C   02/2019

NOTES:

1. Linear dimensions are in inches [millimeters]. Dimensions in parenthesis are for reference only. Controlling dimensions are in inches.
   Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
   exceed .006 [0.15] per side.
4. This dimension does not include interlead flash.
5. Reference JEDEC registration MS-012, variation AA.

8X (.061 )
[1.55]

SYMM
₵

SEE
DETAILS

1

8

8X (.024)
[0.6]

SYMM
₵

(R.002 ) TYP
[0.05]

4

5

6X (.050 )
[1.27]

(.213)
[5.4]

LAND PATTERN EXAMPLE
EXPOSED METAL SHOWN
SCALE:8X

METAL

SOLDER MASK
OPENING

SOLDER MASK
OPENING

METAL UNDER
SOLDER MASK

EXPOSED
METAL

EXPOSED
METAL

.0028 MAX
[0.07]
ALL AROUND

.0028 MIN
[0.07]
ALL AROUND

NON SOLDER MASK
DEFINED

SOLDER MASK
DEFINED

SOLDER MASK DETAILS

4214825/C   02/2019

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

8X (.061 )
[1.55]

SYMM
℄

1

8X (.024)
[0.6]

8

SYMM
℄

(R.002 ) TYP
[0.05]

6X (.050 )
[1.27]

4

5

(.213)
[5.4]

SOLDER PASTE EXAMPLE
BASED ON .005 INCH [0.125 MM] THICK STENCIL
SCALE:8X

4214825/C  02/2019

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

**DSG 8**

**2 x 2, 0.5 mm pitch**

PLASTIC SMALL OUTLINE - NO LEAD

This image is a representation of the package family, actual package may vary.
Refer to the product data sheet for package details.



4224783/A

TEXAS
INSTRUMENTS
www.ti.com

A ← 2.1 / 1.9 → B

PIN 1 INDEX AREA

2.1 / 1.9

0.32 / 0.18

0.4 / 0.2

ALTERNATIVE TERMINAL SHAPE
TYPICAL

0.8 MAX

C

SEATING PLANE

0.05 / 0.00

⌒ 0.08 C

EXPOSED THERMAL PAD

0.9 ± 0.1

4

5

6X 0.5

2X 1.5

9

1.6 ± 0.1

1

8

PIN 1 ID

8X 0.4 / 0.2

8X 0.32 / 0.18

⊕ 0.1 Ⓜ C A B
0.05 Ⓜ C

(0.2) TYP

4218900/D   04/2020

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. The package thermal pad must be soldered to the printed circuit board for thermal and mechanical performance.

TEXAS INSTRUMENTS
www.ti.com

8X (0.5)

1

8X (0.25)

SYMM

6X (0.5)

4

(R0.05) TYP

(0.9)

($\varnothing$ 0.2) VIA
TYP

8

9

5

SYMM

(0.55)

(1.6)

(1.9)

## LAND PATTERN EXAMPLE
SCALE:20X

0.07 MAX
ALL AROUND

SOLDER MASK
OPENING

METAL

NON SOLDER MASK
DEFINED
(PREFERRED)

0.07 MIN
ALL AROUND

METAL UNDER
SOLDER MASK

SOLDER MASK
OPENING

SOLDER MASK
DEFINED

## SOLDER MASK DETAILS

4218900/D   04/2020

NOTES: (continued)

4. This package is designed to be soldered to a thermal pad on the board. For more information, see Texas Instruments literature number SLUA271 (www.ti.com/lit/slua271).
5. Vias are optional depending on application, refer to device data sheet. If any vias are implemented, refer to their locations shown on this view. It is recommended that vias under paste be filled, plugged or tented.

8X (0.5)

SYMM

METAL

1

8X (0.25)

8

SYMM

(0.45)

9

6X (0.5)

(0.7)

4

5

(R0.05) TYP

(0.9)

(1.9)

SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL

EXPOSED PAD 9:
87% PRINTED SOLDER COVERAGE BY AREA UNDER PACKAGE
SCALE:25X

4218900/D   04/2020

NOTES: (continued)

6. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.

4221848/A   02/2015

NOTES:

1. All linear dimensions are in millimeters. Any dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M.
2. This drawing is subject to change without notice.
3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.15 mm per side.
4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.25 mm per side.
5. Reference JEDEC registration MO-153, variation AA.

8X (0.45)

8X (1.5)

SYMM

(R0.05) TYP

1

8

SYMM

6X (0.65)

4

5

(5.8)

**LAND PATTERN EXAMPLE**
SCALE:10X

SOLDER MASK OPENING

METAL

0.05 MAX ALL AROUND

NON SOLDER MASK DEFINED

METAL UNDER SOLDER MASK

SOLDER MASK OPENING

0.05 MIN ALL AROUND

SOLDER MASK DEFINED

**SOLDER MASK DETAILS**
NOT TO SCALE

4221848/A   02/2015

NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.
7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.

**PW0008A**

SOLDER PASTE EXAMPLE
BASED ON 0.125 mm THICK STENCIL
SCALE:10X

4221848/A   02/2015

NOTES: (continued)

8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
9. Board assembly site may have different recommendations for stencil design.

TEXAS
INSTRUMENTS
www.ti.com

## 重要声明和免责声明